projekte:eurotwo

Unterschiede

Hier werden die Unterschiede zwischen zwei Versionen gezeigt.

Link zu der Vergleichsansicht

Beide Seiten, vorherige Überarbeitung Vorherige Überarbeitung
Nächste Überarbeitung 		Vorherige Überarbeitung
projekte:eurotwo [2021/01/02 23:23]
max 		projekte:eurotwo [2021/04/03 10:18]
max gelöscht
Zeile 5: Zeile 5:
 Contact: [[user:nopx|nopx]] Contact: [[user:nopx|nopx]]
  
-Projectstatus: {{:projekte:wip.png?50|}}+Projectstatus: [[projekte:projektstatus|{{:projekte:wip.png?50|}}]]
  
 Documentation: [[projekte:eurotwo#Documentation|here]]. Documentation: [[projekte:eurotwo#Documentation|here]].
  
-{{:projekte:main.png?600|}}+Architecture: 
 + 
 +{{:projekte:flowroot4874.png?500| }} 
  
 ==== Status ==== ==== Status ====
-=== 2021-01-03 === +Follow [[https://twitter.com/hashtag/eurotwo?src=hashtag_click|#eurotwo on twitter]]. :)
-After I found that the ISP programming pins are wrong, I successfully programmed the first digital controller. The clock simulation is now up and running. Next RAM and ROM simulation. That will be a software task. It is fun to work digital again!+
  
-{{:projekte:photo_2021-01-03_00-20-46.jpg?200| }}+=== 2021-01-30 === 
 +Printed and assembled 12 nut- and distance holders for the distributors. Also in the meantime the new (buffer/inverter/levelshifter) board arrived. The controlled buffer functionality has a small, and fixable bug. //Lessons Learned:// For the next time consider 2.54 TH jumpers instead of solder bridges, just for flexibility.
  
  
 +
 +=== 2021-01-23 ===
 +Printing distance- and nut-holders for the HalfAdders
 +
 +{{:projekte:img_20210123_125838_small.jpg?300|}}
 +
 +
 +=== 2021-01-10 ===
 +New stuff arrived. Making cables. Designing new cases for the Digital Controllers, more stuff...
 +
 +=== 2021-01-03 (later) ===
 +Assembled the second DigitalController and wrote code for RAM simulation. It seems to work fine! Found that some more input pins would be of more value then output pins. But that is hackable. https://twitter.com/nopx15/status/1346104293137539073 
 +
 +=== 2021-01-03 ===
 +After I found that the ISP programming pins are wrong, I successfully programmed the first digital controller. The clock simulation is now up and running. Next RAM and ROM simulation. That will be a software task. It is fun to work digital again!
 +
 +{{:projekte:photo_2021-01-03_00-20-46.jpg?300| }}
  
 === 2021-01-02 === === 2021-01-02 ===
Zeile 81: Zeile 101:
   * GND on top holes   * GND on top holes
   * +5V on bottom holes   * +5V on bottom holes
 +  * Small boards: 39,370mm x 67,310mm
 +  * Big boards: 99,060mm x 99,060mm
  
  
 ==== Errata ==== ==== Errata ====
 === HalfAdder rev1 === === HalfAdder rev1 ===
-  - Silkscreen AxorB -> A&B+  - Silkscreen: AxorB -> A&B
  
 === DigitalController v1 === === DigitalController v1 ===
-  * https://www.mikrocontroller.net/topic/477873 +  - RX0 and TX0 instead of MOSI and MISO for ISP (see https://www.mikrocontroller.net/topic/477873) 
-  * +  - R1: 0603 -> 0804 
 +  - Silkscreen: Reset <-> PrgEn 
 +  - PrgEn button not needed! 
 +  - Silkscreen: R55 not readable